

High Speed Error Detection and Data Recovery Architecture for Video Applications

D. Kranthi Kumar, T. Mahaboob Doula

P. G. Student scholar M. Tech (VLSI) Department of ECE SKDEC, GOOTY
Assistant professor, M.E. Department of ECE SKDEC, GOOTY

Abstract

Given the critical role of motion estimation (ME) in a video coder, testing such a module is of priority concern. While focusing on the testing of ME in a video coding system, this work presents an error detection and data recovery (EDDR) design, based on the residue-and-quotient (RQ) code, to embed into ME for video coding testing applications. An error in processing elements (PEs), i.e. key components of a ME, can be detected and recovered effectively by using the proposed EDDR design. Experimental results indicate that the proposed EDDR design for ME testing can detect errors and recover data with an acceptable area overhead and timing penalty. Importantly, the proposed EDDR design performs satisfactorily in terms of throughput and reliability for ME testing applications.

Index Terms — Area overhead, data recovery, error detection, motion estimation, reliability, residue-and-quotient (RQ) code.

I. INTRODUCTION

ADVANCES in semiconductors, digital signal processing, and communication technologies have made multimedia applications more flexible and reliable. A good example is the H.264 video standard, also known as MPEG-4 Part 10 Advanced Video Coding, which is widely regarded as the next generation video compression standard [1], [2]. Video compression is necessary in a wide range of applications to reduce the total data amount required for transmitting or storing video data. Among the coding systems, a ME is of priority concern in exploiting the temporal redundancy between successive frames, yet also the most time consuming aspect of coding. Additionally, while performing up to 60%–90% of the computations encountered in the entire coding system, a ME is widely regarded as the most computationally intensive of a video coding system [3].

A ME generally consists of PEs with a size of 4 × 4. However, accelerating the computation speed depends on a large PE array, especially in high-resolution devices with a large search range such as HDTV [4]. Additionally, the visual quality and peak signal-to-noise ratio (PSNR) at a given bit rate are influenced if an error occurred in ME process. A testable design is thus increasingly important to ensure the reliability of numerous PEs in a ME. Moreover, although the advance of VLSI technologies facilitate the integration of a large number of PEs of a ME into a chip, the logic-per-pin ratio is subsequently increased, thus decreasing significantly the efficiency of logic testing on the chip. As a commercial chip, it is absolutely

necessary for the ME to introduce design for testability (DFT) [5]–[7]. DFT focuses on increasing the ease of device testing, thus guaranteeing high reliability of a system. DFT methods rely on reconfiguration of a circuit under test (CUT) to improve testability. While DFT approaches enhance the testability of circuits, advances in sub-micron technology and resulting increases in the complexity of electronic circuits and systems have meant that built-in self-test (BIST) schemes have rapidly become necessary in the digital world. BIST for the ME does not require expensive test equipment, ultimately lowering test costs [8]–[10]. Moreover, BIST can generate test simulations and analyze test responses without outside support, subsequently streamlining the testing and diagnosis of digital systems. However, increasingly complex density of circuitry requires that the built-in testing approach not only detect faults but also specify their locations for error correcting. Thus, extended schemes of BIST referred to as built-in self-diagnosis [11] and built-in self-correction [12]–[14] have been developed recently.

While the extended BIST schemes generally focus on memory circuit, testing-related issues of video coding have been seldom addressed. Thus, exploring the feasibility of an embedded testing approach to detect errors and recover data of a ME is of worthwhile interest. Additionally, the reliability issue of numerous PEs in a ME can be improved by enhancing the capabilities of concurrent error detection (CED) [15], [16]. The CED approach can detect errors through conflicting and undesired results

generated from operations on the same operands. CED can also test the circuit at full operating speed without interrupting a system. Thus, based on the CED concept, this work develops a novel EDDR architecture based on the RQ code to detect errors and recovery data in PEs of a ME and, in doing so, further guarantee the excellent reliability for video coding testing applications. The rest of this paper is organized as follows. Section II describes the mathematical model of RQ code and the corresponding circuit design of the RQ code generator (RQCG). Section III then introduces the proposed EDDR architecture, fault model definition, and test method. Next, Section IV evaluates the performance in area overhead, timing penalty, through put and reliability analysis to demonstrate the feasibility of the proposed EDDR architecture for ME testing applications. Conclusions are finally drawn in Section V.

II. Rq Code Generation

Coding approaches such as parity code, Berger code, and residue code have been considered for design applications to detect circuit errors [17], [18]. Residue code is generally separable arithmetic codes by estimating a residue for data and appending it to data. Error detection logic for operations is typically derived by a separate residue code, making the detection logic is simple and easily implemented. For instance, assume that denotes N an integer, N_1 and N_2 represent data words, and m refers to the modulus. A separate residue code of interest is one in which N is coded as a pair $(N | N|_m)$. Notably, $|N|_m$ is the residue of modulo m . Error detection logic for operations is typically derived using a separate residue code such that detection logic is simply and easily implemented. However, only a bit error can be detected based on the residue code. Additionally, an error can not be recovered effectively by using the residue codes. Therefore, this work presents a quotient code, which is derived from the residue code, to assist the residue code in detecting multiple errors and recovering errors. The mathematical model of RQ code is simply described as follows. Assume that binary data X is expressed as

$$X = \{b_{n-1}b_{n-2} \dots b_2b_1b_0\} = \sum_{j=0}^{n-1} b_j 2^j. \quad (1)$$

The RQ code of X modulo m expressed as $R = |X|_m$ $Q = \lfloor X/m \rfloor$, respectively. Notably, $|i|$ denotes the largest integer not exceeding.

According to the above RQ code expression, the corresponding circuit design of the RQCG can be realized. In order to simplify the complexity of circuit design, the implementation of the module is generally dependent on the addition operation. Additionally, based on the concept of residue code, the following definitions shown can be applied to generate the RQ code for circuit design.

Definition 1:

$$|N_1 + N_2|_m = ||N_1|_m + |N_2|_m|_m. \quad (2)$$

Definition 2: Let $N_j = n_1 + n_2 + \dots + n_j$, then

$$|N_j|_m = |n_1|_m + |n_2|_m + \dots + |n_j|_m. \quad (3)$$

To accelerate the circuit design of RQCG, the binary data shown in (1) can generally be divided into two parts:

$$\begin{aligned} X &= \sum_{j=0}^{n-1} b_j 2^j \\ &= \left(\sum_{j=0}^{k-1} b_j 2^j \right) + \left(\sum_{j=k}^{n-1} b_j 2^{j-k} \right) 2^k \\ &= Y_0 + Y_1 2^k. \end{aligned} \quad (4)$$

Significantly, the value of k is equal to $\lfloor n/2 \rfloor$ and the data Formation of Y_0 and Y_1 are a decimal system. If the modulus $m = 2^k - 1$, then the residue code of X modulo m is given by

$$R \equiv |X|_m = |Y_0 + Y_1 2^k|_m = |Z_0 + Z_1|_m = (Z_0 + Z_1) \oplus \quad (5)$$




Fig. 1. Conceptual view of the proposed EDDR architecture.

$$\begin{aligned} Q &= \left\lfloor \frac{X}{m} \right\rfloor \\ &= \left\lfloor \frac{Y_0 + Y_1}{m} \right\rfloor + Y_1 = \left\lfloor \frac{Z_0 + Z_1}{m} \right\rfloor + Z_1 + Y_1 \\ &= Z_1 + Y_1 + \beta \end{aligned} \quad (6)$$

where

$$\alpha \beta = \begin{cases} 0(1) & \text{if } Z_0 + Z_1 < m \\ 1(0) & \text{if } Z_0 + Z_1 \geq m \end{cases}$$

Notably, since the value of $Y_0 + Y_1$ is generally greater than that of modulus m , the equations in (5) and (6) must be simplified further to replace the complex module operation with a simple addition operation by using the parameters Z_0 , Z_1 , c and β . Based on (5) and (6), the corresponding circuit design of the RQCG is easily realized by using the simple adders (ADDs). Namely, the RQ code can be generated with a low complexity and little hardware cost.

III. Proposed EDDR Architecture Design

Fig. 1 shows the conceptual view of the proposed EDDR scheme, which comprises two major circuit designs, i.e. error detection circuit (EDC) and data recovery circuit (DRC), to detect errors and recovers the corresponding data in a specific CUT. The test code generator (TCG) in Fig. 1 utilizes the concepts of RQ code to generate the corresponding test codes for error detection and data recovery. In other words, the test codes from TCG and the primary output from CUT are delivered to EDC to determine whether the CUT has errors. DRC is in charge of re-covering data from TCG. Additionally, a selector is enabled to export error-free data or data-recovery results. Importantly, an array-based computing structure, such as ME, discrete cosine transform (DCT), iterative logic array (ILA), and finite impulse filter (FIR), is feasible for the proposed EDDR scheme to detect errors and recover the corresponding data.




Fig. 2. A specific PE_i testing process of the proposed EDDR architecture.

encoding applications [20]. Notably, some registers and latches may exist in ME to complete the data shift and storage. Fig. 2 shows an example of the proposed EDDR circuit design for a specific *PE_i* of a ME. The fault model definition, RQCG-based TCG design, operations of error detection and data recovery, and the overall test strategy are described carefully as follows.

A. Fault Model

The PEs are essential building blocks and are connected regularly to construct a ME. Generally, PEs are surrounded by sets of ADDs and accumulators that determine how data flows through them. PEs can thus be considered the class of circuits called ILAs, whose testing assignment can be easily achieved by using the fault model, cell fault model (CFM) [21]. Using CFM has received considerable interest due to accelerated growth in the use of high-level synthesis, as well as the parallel increase in complexity and density of integration circuits (ICs). Using CFM makes the tests independent of the adopted synthesis tool and vendor library. Arithmetic modules, like ADDs (the primary element in a PE), due to their regularity, are designed in an extremely dense configuration.

This work adopts the systolic ME [19] as a CUT to demonstrate the feasibility of the proposed EDDR architecture. A ME consists of many PEs incorporated in a 1-D or 2-D array for video encoding applications. A PE generally consists of two ADDs (i.e. an 8-b ADD and a 12-b ADD) and an accumulator (ACC). Next, the 8-b ADD (a pixel has 8-b data) is used to estimate the addition of the current pixel (*Cur_pixel*) and reference pixel (*Ref_pixel*). Additionally, a 12-b ADD and an ACC are required to accumulate the results from the 8-b ADD in order to determine the sum of absolute difference (SAD) value for video

Moreover, a more comprehensive fault model, i.e. the stuck-at (SA) model, must be adopted to cover actual failures in the interconnect data bus between PEs [22]. The SA fault is a well-known structural fault model, which assumes that faults cause a line in the circuit to behave as if it were permanently at logic "0" (stuck-at 0 (SA0)) or logic "1" [stuck-at 1 (SA1)]. The SA fault in a ME architecture can incur errors in computing SAD values. A distorted computational error (*e*) and the magnitude of *e* are assumed here to be equal to $SAD' - \epsilon \Delta T$, where *SAD'* denotes the computed SAD value with SA faults.

B. TCG Design

According to Fig. 2, TCG is an important component of the proposed EDDR architecture. Notably, TCG design is based on the ability of the RQCG circuit to generate corresponding test codes in order to detect errors and recover data. The specific *PE_i* in Fig. 2 estimates the absolute difference between the *Cur_pixel* of the search area and the *Ref_pixel* of the current macroblock. Thus, by utilizing PEs, SAD shown in as follows, in a macroblock with size of $N \times N$ can be evaluated:

$$\begin{aligned}
 \text{SAD} &= \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} |X_{ij} - Y_{ij}| \\
 &= \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} |(q_{xij} \cdot m + r_{xij}) - (q_{yij} \cdot m + r_{yij})| \quad (7)
 \end{aligned}$$

where r_{xij} , q_{xij} and r_{yij} , q_{yij} denote the corresponding RQ code of X_i and Y_{ij} modulo m . Importantly, X_{ij} and Y_{ij} represent the luminance pixel value of Cur pixel and Ref pixel, respectively. Based on the residue code, the definitions shown in (2) and (3) can be applied to facilitate generation of the RQ code (R_T and Q_T) from TCG. Namely, the circuit design of TCG can be easily achieved (see Fig. 3) by using

$$\begin{aligned}
 R_T &= \left| \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} (X_{ij} - Y_{ij}) \right|_m \\
 &= |(X_{00} - Y_{00})|_m + |(X_{01} - Y_{01})|_m + \dots \\
 &\quad + |(X_{(N-1)(N-1)} - Y_{(N-1)(N-1)})|_m \\
 &= |(q_{x00} \cdot m + r_{x00}) - (q_{y00} \cdot m + r_{y00})|_m \\
 &\quad + \dots + |(q_{x(N-1)(N-1)} \cdot m + r_{x(N-1)(N-1)}) \\
 &\quad \quad - (q_{y(N-1)(N-1)} \cdot m + r_{y(N-1)(N-1)})|_m \\
 &= |(r_{x00} - r_{y00})|_m + |(r_{x01} - r_{y01})|_m + \dots \\
 &\quad + |(r_{x(N-1)(N-1)} - r_{y(N-1)(N-1)})|_m \\
 &= |r_{00}|_m + |r_{01}|_m + \dots + |r_{(N-1)(N-1)}|_m \quad (8)
 \end{aligned}$$

and (9), shown at the bottom of the following page, to derive the corresponding RQ code.

Fig. 4 shows the timing chart for a macroblock with a size of 4×4 in a specific FE , to demonstrate the operations of the TCG circuit. The data n_0 and n_1 from Cur pixel and Ref pixel must be sent to a comparator in order to determine the luminance pixel value X_i and Y_{ij} at the 1st clock. Notably, if $X_{ij} \geq Y_{ij}$, then r_{xij} and q_{yij} are the luminance pixel value of Cur pixel




Fig. 3. Circuit design of the TCG.

and Ref pixel respectively. Conversely, X_i represents the luminance pixel value of Ref pixel and Y_{ij} denotes the luminance pixel value of Cur pixel when $X_i < Y_{ij}$. At the 2nd clock, the values of X_{00} and Y_{00} are generated and the corresponding RQ code r_{x00} , q_{x00} , r_{y00} , q_{y00} can be captured by the RQCG₁ and RQCG₂ circuits if the 3rd clock is triggered. Equations (8) and (9) clearly indicate that the codes of r_{ij} and q_{ij} can be obtained by using the circuit of a subtracter (SUB). The 4th clock displays the operating results. The modulus value of FE is then obtained at the 5th clock. Next, the summation of quotient values and residue values of modulo are proceeded with from clocks 5–21 through the circuits of ACCs. Since a 4×4 macroblock in a specific FE , of a ME contains 16 pixels, the corresponding RQ code (R_T and Q_T) is exported to the EDC and DRC circuits in order to detect errors and recover data after 22 clocks. Based on the TCG circuit design shown in Fig. 4, the error detection and data recovery operations of a specific FE in a ME can be achieved.

to compare the outputs between TCG and in order to determine whether errors have occurred. If the values of $R_{PE_i} \neq R_T$ and/or $Q_{PE_i} \neq Q_T$, then the error in a specific can be detected. The EDC output is then used to generate a 0/1 signal to indicate that the tested is Error-free/errancy. This work presents a mathematical statement to verify the operations of error detection. Based on the definition of the fault model, the SAD value is influenced if either SA1 and/or SA0 errors have occurred in a specific FE . In other words, the SAD value is transformed to $SAD' = \epsilon \Delta E + \epsilon$ if an error ϵ occurred. Notably, the error signal ϵ is expressed as

$$\epsilon = \cdot m + r_i \quad (10)$$

to comply with the definition of RQ code. Under the faulty case, the RQ code from RQCG₁ of the TCG is still equal to (8) and (9). However, R_{PE_i} and Q_{PE_i} are changed to (13) and (14) because an error ϵ has occurred. Thus, the error in a specific FE can be detected if and only if (8) \neq (11) and/or (9) \neq (12):

$$R_{PE_i} = |SAD'|_m$$

$$\begin{aligned}
 Q_T &= \left\lfloor \frac{\sum_{i=0}^{N-1} \sum_{j=0}^{N-1} (X_{ij} - Y_{ij})}{m} \right\rfloor \\
 &= \left\lfloor \frac{(X_{00} - Y_{00}) + (X_{01} - Y_{01}) + \dots + (X_{(N-1)(N-1)} - Y_{(N-1)(N-1)})}{m} \right\rfloor \\
 &= \left\lfloor \frac{(q_{x00} \cdot m - q_{y00} \cdot m)}{m} + \frac{(r_{x00} - r_{y00})}{m} + \frac{(q_{x01} \cdot m - q_{y01} \cdot m)}{m} + \frac{(r_{x01} - r_{y01})}{m} + \dots \right\rfloor \\
 &= \left\lfloor (q_{x00} - q_{y00}) + (q_{x01} - q_{y01}) + \dots + \frac{(r_{x00} - r_{y00}) + (r_{x01} - r_{y01}) + \dots}{m} \right\rfloor \\
 &= q_{00} + q_{01} + \dots + q_{(N-1)(N-1)} + \left\lfloor \frac{(r_{00} + r_{01} + \dots + r_{(N-1)(N-1)})}{m} \right\rfloor \tag{9}
 \end{aligned}$$




Fig. 4. Timing chart of the TCG.

$$\begin{aligned}
 &= \left\lfloor \frac{\sum_{i=0}^{N-1} \sum_{j=0}^{N-1} |X_{ij} - Y_{ij} + e|}{m} \right\rfloor \\
 &= \left\lfloor |r_{00}|_m + |r_{01}|_m + \dots + |r_{(N-1)(N-1)}|_m \right. \\
 &\quad \left. + |r_e|_m \right\rfloor_m \tag{11} \\
 Q_{PE} &= \left\lfloor \frac{SAD'}{m} \right\rfloor \\
 &= \left\lfloor \frac{\sum_{i=0}^{N-1} \sum_{j=0}^{N-1} |X_{ij} - Y_{ij} + e|}{m} \right\rfloor \\
 &= q_{00} + q_{01} + \dots + q_{(N-1)(N-1)} + q_e \\
 &\quad + \left\lfloor \frac{(r_{00} + r_{01} + \dots + r_{(N-1)(N-1)}) + r_e}{m} \right\rfloor \tag{12}
 \end{aligned}$$

During data recovery, the circuit DRC plays a significant role in recovering RQ code from TCG. The data can be recovered by implementing the mathematical model as

$$\begin{aligned}
 SAD &= m \times Q_T + R_T \\
 &= (2^j - 1) \times Q_T + R_T \\
 &= 2^j \times Q_T - Q_T + R_T. \tag{13}
 \end{aligned}$$

To realize the operation of data recovery in (13), a Barrel shift [23] and a corrector circuits are necessary to achieve the functions of $(2^j \times Q_T)$ and $(-Q_T + R_T)$, respectively. Notably, the proposed EDDR design executes the error detection and data recovery operations simultaneously. Additionally, error-free data from the tested FE, or the data recovery that results from DRC is selected by a multiplexer (MUX) to pass to the next specific FE_(i+1) for subsequent testing.

	0	1	2	3		0	1	2	3
0	128	128	64	255	0	1	1	2	3
1	128	64	255	64	1	1	2	3	4
2	64	255	64	128	2	2	3	4	5
3	255	64	128	128	3	3	4	5	5
	Cur_pixel					Ref_pixel			

Fig. 5. Example of pixel values.

D. Numerical Example

A numerical example of the 16 pixels for a 4X4 macroblock in a specific FE_i of a ME is described as follows. Fig. 5 presents an example of pixel values of the Cur_pixel and Ref_pixel. Based on (7), the SAD value of the 4 x 4 macroblock is

$$\begin{aligned}
 SAD &= \sum_{i=0}^3 \sum_{j=0}^3 |X_{ij} - Y_{ij}| \\
 &= |X_{00} - Y_{00}| + |X_{01} - Y_{01}| + \dots + |X_{33} - Y_{33}| \\
 &= (128 - 1) + (128 - 1) + \dots + (128 - 5) \\
 &= 2124.
 \end{aligned}
 \tag{14}$$

According to the description of RQ code in Section II, the modulo is assumed here to be $m = 2^6 - 1 = 63$. Thus, based on (8) and (9), the RQ code of the SAD value shown in (14) are $R_T = R_{PE} = \lfloor 2124/63 \rfloor = 45$ and $Q_T = Q_{PE} = \lfloor 2124/63 \rfloor - 33$. Since the value of $R_T(Q_T)$ is equal to $R_{PE}(Q_{PE})$, EDC is enabled and a signal "0" is generated to describe a situation in which the specific FE_i is error-free. Conversely, if SA1 and SA0 errors occur in FE_i .

bits 1 and 12 of a specific FE_i , i.e. the pixel values of Y_{01} and Y_{12} .




Fig. 6. Proposed EDDR architecture design for a ME.

$2124 - 100001001100_2$ is tuned into $77 - 000001001101_2$, resulting in a transformation of the RQ code of R_{PE} and Q_{PE} into $\lfloor 77/63 \rfloor = 1$ and $\lfloor 77/63 \rfloor - 1$. Thus, an error signal "1" is generated from EDC and sent to the MUX in order to select the recovery results from DRC.

E. Overall Test Strategy

By extending the testing processes of a specific FE in Fig. 2, Fig. 6 illustrates the overall EDDR architecture design of a ME. First, the input data of Cur_pixel and Ref_pixel are sent simultaneously to PEs and TCGs in order to estimate the SAD values and generate the test RQ code R_T and Q_T . Second, the SAD value from the tested object FE , which is selected by MUX_1 , is then sent to the RQCG circuit in order to generate R_{PE} and Q_{PE} codes. Meanwhile, the corresponding test codes R_T and Q_T from a specific TCG , are selected simultaneously by $MUXs$ 2 and 3 respectively. Third, the RQ code from TCG_i and RQCG circuits are compared in EDC to determine whether the tested object FE_i have errors. The tested object FE_i is error-free if and only if $R_{PE_i} = R_{T_i}$ and $Q_{PE_i} = Q_{T_i}$. Additionally, DRC is used to recover data encoded by TCG , i.e. the appropriate R_{T_i} and Q_{T_i} codes from TCG_i are selected by $MUXs$ 2 and 3, respectively, to recover data. Fourth, the error-free data or data recovery results are selected by MUX_4 . Notably, control signal S_4 is generated from EDC, indicating that the comparison result is error-free ($S_4 = 0$) or ($S_4 = 1$). Finally, the error-free data or the data-recovery result from the tested object FE is passed to a De-MUX, which is used to test the next specific FE_{i+1} ; otherwise, the final result is exported.

IV. RESULTS AND DISCUSSION

Extensive verification of the circuit design is performed using the VHDL and then synthesized by the Synopsys Design Compiler with TSMC 0.18- μ m 1P6M CMOS technology to demonstrate the feasibility of the proposed EDDR architecture design for ME testing applications.

A. Experimental Results

Table I summarizes the synthesis results of area overhead and time penalty of the proposed EDDR architecture. The area is estimated based on the number of gate counts. By considering 16 PEs in a ME and 16 TCGs of the proposed EDDR architecture, the area overhead of error detection, data recovery, and overall EDDR architecture (AO_{ED} , AO_{DR} , and AO_{EDDR}) are

$$AO_{ED} = \frac{1779 + 3265 \times 16 + 667}{69482 \times 16} = 4.92\% \quad (15)$$

$$AO_{DR} = \frac{3265 \times 16 + 2376}{69482 \times 16} = 4.91\% \quad (16)$$

$$AO_{EDDR} = \frac{1779 + 667 + 3265 \times 16 + 2376}{69482 \times 16} = 5.13\% \quad (17)$$

The time penalty is another criterion to verify the feasibility of the proposed EDDR architecture. Table I also summarizes the operating time evaluation of a specific FE , and each component in the proposed EDDR architecture. The following equations show the time penalty of error detection and data recovery (TP_{ED} and TP_{DR}) operations for a 4×4 macroblock (a FE with 16 pixels):

**TABLE I
 ESTIMATION OF AREA OVERHEAD AND PENALTY**

Components	PE	RQCG	EDC	TCG	DRC
Area (Gate counts)	69482	1779	667	3265	2376
Operation Time (ns)	973.76	10.17	6.02	1016.56	17.99
Area Overhead (%)	5.13				
Time Penalty (%)	6.24				

$$TP_{ED} = \frac{(1016.56 + 6.02) \times 973.76}{973.76} = 5.01\% \quad (18)$$

$$TP_{DR} = \frac{(1016.56 + 17.99) \times 973.76}{973.76} = 6.24\% \quad (19)$$

Notably, each PE of a ME is tested sequentially in the proposed EDDR architecture. Thus, if the proposed EDDR architecture is embedded into a ME for testing, in which the entire timing penalty is equivalent to that for testing a single PE., i.e. approximately about 5.01% and 6.24% time penalty of the operations of error detection and data recovery, respectively.

Notably, the operating time of the RQCG circuit can be neglected to evaluate because TCG covers the operating time of RQCG. Additionally, the error-free/errancy signal from EDC is generated after 1022.58 ns (1016.56 + 6.02). Thus, the error-free data is selected directly from the tested object FE because the operating time of the tested object FE is faster than the results of data recovery from DRC.

B. Performance Discussion

The TCG component plays a major role in the proposed EDDR architecture to detect errors and recover data. Additionally, the number of TCGs significantly influences the circuit performance in terms of area overhead and throughput. Figs. 7 and 8 illustrate the relations between the number of TCGs, area overhead and throughput. The area overhead is less than 2% if only one TCG is used to execute; however, at this time, the throughput is extremely small. Notably, the throughput of a ME without embedding the proposed EDDR architecture is about 25 800 kMB/s. Fig. 8 clearly indicates that the throughput is around 25 000 kMB/s, if the proposed EDDR architecture with 16 TCGs is embedded into a ME for testing. Thus, to maintain the same throughput as much as possible, 16 TCGs must be adopted in the proposed EDDR architecture for a ME testing applications. Although the area overhead is increased if 16 TCGs used (see Fig. 7), the area

overhead is only about 5.13%, i.e. an acceptable design for circuit testing.

This work also addresses reliability-related issues to demonstrate the feasibility of the proposed EDDR architecture. Reliability is the probability that a component or a system performs its required function under different operating conditions encountered for a certain time period [24]. The constant failure-rate reliability model

$$R(t) = e^{-\lambda t} = e^{-\lambda_b \Pi_T \Pi_Q \Pi_E t} = e^{-\left(\frac{1500}{T^{1.5}}\right) G T^{1.5} \Pi_T \Pi_Q \Pi_E} \quad (20)$$




Fig. 7. Relation between TCG and area overhead.




Fig. 8. Relation between TCG and throughput.




Fig. 9. Failure-rate and reliability analysis.

is used to estimate the reliability of the proposed EDDR architecture for ME testing applications, where λ denotes the failure-rate; λ_b represents the

base failure-rate of MOS digital logic; G refers to Gate count; $\Pi_T = 1.0$ (26 $\Pi_C = 1.0$); $\Pi_C = 1.0$ (hermetic package); and Π_E (ground benign environment).

The failure-rate λ in (20) can be expressed as the ratio of the total number of failures to the total operating time, i.e. failure-rate in time (FIT), which represents the number of failures per 10^9 device hours of accelerated stress tests [25]. Notably, the total operating time, in λ_b can be expressed as the year of manufacturing. Since the proposed EDDR architecture is synthesized by using TSMC 0.18 m 1P6M CMOS technology, 1998 is given as the year of manufacturing for a wide variety of components. Thus, is defined as 12 years, because the year of manufacturing is 1998. Fig. 9 clearly indicates that the low failure-rate and high reliability levels can be obtained if the proposed EDDR architecture is embedded into a ME for testing applications.

V. CONCLUSION

This work presents an EDDR architecture for detecting the errors and recovering the data of PEs in a ME. Based on the RQ code, a RQCG-based TCG design is developed to generate the corresponding test codes to detect errors and recover data. The proposed EDDR architecture is also implemented by using VHDL and synthesized by the Synopsys Design Compiler with TSMC 0.18-m 1P6M CMOS technology. Experimental results indicate that that the proposed EDDR architecture can effectively detect errors and recover data in PEs of a ME with reasonable area overhead and only a slight time penalty. Throughput and reliability issues are also discussed to demonstrate the satisfactory performance of the proposed EDDR architecture design for ME testing applications.

REFERENCES

- [1] *Advanced Video Coding for Generic Audiovisual Services*, ISO/IEC 14496-10:2005 (E), Mar. 2005, ITU-T Rec. H.264 (E).
- [2] *Information Technology-Coding of Audio-Visual Objects—Part 2: Visual*, ISO/IEC 14 496-2, 1999.
- [3] Y. W. Huang, B. Y. Hsieh, S. Y. Chien, S. Y. Ma, and L. G. Chen, "Analysis and complexity reduction of multiple reference frames motion estimation in H.264/AVC," *IEEE Trans. Circuits Syst. Video Technol.*, vol. 16, no. 4, pp. 507–522, Apr. 2006.
- [4] C. Y. Chen, S. Y. Chien, Y. W. Huang, T. C. Chen, T. C. Wang, and L. G. Chen, "Analysis and architecture design of variable block-size motion estimation for H.264/AVC," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 3, pp. 578–593, Mar. 2006.

- [5] T. H. Wu, Y. L. Tsai, and S. J. Chang, "An efficient design-for-testability scheme for motion estimation in H.264/AVC," in *Proc. Int. Symp. VLSI Design, Autom. Test*, Apr. 2007, pp. 1–4.
- [6] M. Y. Dong, S. H. Yang, and S. K. Lu, "Design-for-testability techniques for motion estimation computing arrays," in *Proc. Int. Conf. Commun., Circuits Syst.*, May 2008, pp. 1188–1191.
- [7] Y. S. Huang, C. J. Yang, and C. L. Hsu, "C-testable motion estimation design for video coding systems," *J. Electron. Sci. Technol.*, vol. 7, no. 4, pp. 370–374, Dec. 2009.
- [8] D. Li, M. Hu, and O. A. Mohamed, "Built-in self-test design of motion estimation computing array," in *Proc. IEEE Northeast Workshop Circuits Syst.*, Jun. 2004, pp. 349–352.
- [9] Y. S. Huang, C. K. Chen, and C. L. Hsu, "Efficient built-in self-test for video coding cores: A case study on motion estimation computing array," in *Proc. IEEE Asia Pacific Conf. Circuit Syst.*, Dec. 2008, pp. 1751–1754.
- [10] W. Y. Liu, J. Y. Huang, J. H. Hong, and S. K. Lu, "Testable design and BIST techniques for systolic motion estimators in the transform domain," in *Proc. IEEE Int. Conf. Circuits Syst.*, Apr. 2009, pp. 1–4.
- [11] J. M. Portal, H. Aziza, and D. Nee, "EEPROM memory: Threshold voltage built in self diagnosis," in *Proc. Int. Test Conf.*, Sep. 2003, pp. 23–28.
- [12] J. F. Lin, J. C. Yeh, R. F. Hung, and C. W. Wu, "A built-in self-repair design for RAMs with 2-D redundancy," *IEEE Trans. Vary Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 6, pp. 742–745, Jun. 2005.
- [13] C. L. Hsu, C. H. Cheng, and Y. Liu, "Built-in self-detection/correction architecture for motion estimation computing arrays," *IEEE Trans. Vary Large Scale Integr. (VLSI) Syst.*, vol. 18, no. 2, pp. 319–324, Feb. 2010.
- [14] C. H. Cheng, Y. Liu, and C. L. Hsu, "Low-cost BISDC design for motion estimation computing array," in *Proc. IEEE Circuits Syst. Int. Conf.*, 2009, pp. 1–4.
- [15] S. Bayat-Sarmadi and M. A. Hasan, "On concurrent detection of errors in polynomial basis multiplication," *IEEE Trans. Vary Large Scale Integr. (VLSI) Syst.*, vol. 15, no. 4, pp. 413–426, Apr. 2007.
- [16] C. W. Chiou, C. C. Chang, C. Y. Lee, T. W. Hou, and J. M. Lin, "Concurrent error detection and correction in Gaussian normal basis multiplier over $GF(2^m)$," *IEEE Trans. Comput.*, vol. 58, no. 6, pp. 851–857, Jun. 2009.
- [17] L. Breveglieri, P. Maistri, and I. Koren, "A note on error detection in an RSA architecture by means of residue codes," in *Proc. IEEE Int. Symp. On-Line Testing*, Jul. 2006, pp. 176–177.
- [18] S. J. Piestrak, D. Bakalis, and X. Kavousianos, "On the design of self-testing checkers for modified Berger codes," in *Proc. IEEE Int. Workshop On-Line Testing*, Jul. 2001, pp. 153–157.
- [19] S. Surin and Y. H. Hu, "Frame-level pipeline motion estimation array processor," *IEEE Trans. Circuits Syst. Video Technol.*, vol. 11, no. 2, pp. 248–251, Feb. 2001.
- [20] D. K. Park, H. M. Cho, S. B. Cho, and J. H. Lee, "A fast motion estimation algorithm for SAD optimization in sub-pixel," in *Proc. Int. Symp. Integr. Circuits*, Sep. 2007, pp. 528–531.
- [21] J. F. Li and C. C. Hsu, "Efficient testing methodologies for conditional sum adders," in *Proc. Asian Test Symp.*, 2004, pp. 319–324.
- [22] D. P. Vasudevan, P. K. Lala, and J. P. Parkerson, "Self-checking carry-select adder design based on two-rail encoding," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 12, pp. 2696–2705, Dec. 2007.
- [23] X. Yu, T. Meng, Z. Dai, and X. Yang, "Design and implementation of reconfigurable shift unit using FPGAs," in *Proc. IEEE Int. Symp. Pervasive Comput. Applic.*, Aug. 2006, pp. 543–545.
- [24] K. Neubeck, *Practical Reliability Analysis*. Englewood Cliffs, NJ: Pearson Prentice-Hall, 2004.
- [25] X. Li, J. Qin, B. Huang, X. Zhang, and J. B. Bernstein, "A new SPICE reliability simulation method for deep submicrometer CMOS VLSI circuits," *IEEE Trans. Device Mater. Reliabil.*, vol. 6, no. 2, pp. 247–257, Jun. 2006.